

Data Sheet

February 11, 2005

FN7049.1

Differential Line Receiver

intercil

The EL2142 is a very high bandwidth amplifier designed to extract the difference signal from noisy environments, and is thus primarily targeted for applications such as receiving signals from twisted pair lines, or any application where common mode noise injection is likely to occur.

The EL2142 is stable for a gain of one, and requires two external resistors to set the voltage gain.

The output common mode level is set by the reference pin (V_{REF}) , which has a -3dB bandwidth of over 100MHz. Generally, this pin is grounded, but it can be tied to any voltage reference.

The output can deliver a minimum of ± 50 mA and is short circuit protected to withstand a temporary overload condition.

Ordering Information

PART NUMBER	PACKAGE	TAPE & REEL	PKG. DWG. #
EL2142CS	8-pin SOIC	-	MDP0027
EL2142CS-T7	8-pin SOIC	7"	MDP0027
EL2142CS-T13	8-pin SOIC	13"	MDP0027
EL2142CSZ (See Note)	8-pin SOIC (Pb-free)	-	MDP0027
EL2142CSZ-T7 (See Note)	8-pin SOIC (Pb-free)	7"	MDP0027
EL2142CSZ- T13 (See Note)	8-pin SOIC (Pb-free)	13"	MDP0027

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Features


- Differential input range ±2.3V
- 150MHz 3dB bandwidth
- 400V/µs slewrate
- ±5V supplies or single supply
- 50mA minimum output current
- Output swing (100 Ω load) to within 1.5V of supplies
- Low power-11mA typical supply current
- Pb-free available (RoHS compliant)

Applications

- Twisted pair receiver
- Differential line receiver
- · VGA over twisted pair
- ADSL/HDSL receiver
- · Differential to single ended amplification.
- Reception of analog signals in a noisy environment.

Pinout





Absolute Maximum Ratings (T_A = 25°C)

Supply Voltage (V _{CC} –V _{EE})	
Maximum Output Current	±60mA
Storage Temperature Range	65°C to +150°C

Operating Junction Temperature+150°C Recommended Operating Temperature-40°C to 85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

DC Electrical Specifications	V_{CC} = +5V, V_{EE} = -5V, T_{EE} = 25°C, V_{IN} = 0V, R_L = 100, unless otherwise specified
------------------------------	---

PARAMETER	DESCRIPTION	MIN	TYP	MAX ±6.3	UNITS V
V _{SUPPLY}	Supply Operating Range (V _{CC} -V _{EE})	±3.0	±5.0		
IS	Power Supply Current (no load)		11	14	mA
V _{OS}	Input Referred Offset Voltage	-25	10	40	mV
I _{IN}	Input Bias Current (VIN, VINB, VREF)	-20	6	20	μA
Z _{IN}	Differential Input Resistance		400		kΩ
C _{IN}	Differential Input Capacitance		1		pF
V _{DIFF}	Differential Input Range	±2.0	±2.3		V
A _{VOL}	Open Loop Voltage Gain		75		dB
V _{IN}	Input Common Mode Voltage Range	-2.6		+4.0	V
Vout	Output Voltage Swing (50 Ω load to GND)	±2.9	±3.1		V
I _{OUT} (min)	Minimum Output Current	50	60		mA
V _N	Input Referred Voltage Noise		36		nV/√Hz
V _{REF}	Output Voltage Control Range	-2.5		+3.3	V
PSRR	Power Supply Rejection Ratio	60	70		dB
CMRR2	Input Common Mode Rejection Ratio (V _{IN} = ±2V)	60	70		dB
CMRR1	Input Common Mode Rejection Ratio (full VIN range)	50	60		dB


AC Electrical Specifications $V_{CC} = +5V$, $V_{EE} = -5V$, $T_A = 25C$, $V_{IN} = 0V$, $R_{LOAD} = 100$, unless otherwise specified


PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNITS
BW(-3dB)	-3dB Bandwidth (Gain =1)		150		MHz
SR	Slewrate		400		V/µs
T _{STL}	Settling time to 1%		15		ns
GBWP	Gain bandwidth product		200		MHz
V _{REF} BW(-3dB)	V _{REF} -3dB Bandwidth		130		MHz
V _{REF} SR	V _{REF} Slewrate		100		V/µsec
dG	Differential gain at 3.58MHz		0.2		%
dθ	Differential phase at 3.58MHz 0.2		0.2		٥


Pin Descriptions


PIN NUMBER	PIN NAME	FUNCTION
1	V _{FB}	Feedback input
2	V _{IN}	Non-inverting input
3	V _{INB}	Inverting input
4	V _{REF}	Sets output voltage level to V_{REF} when $V_{INE} = V_{INE}$
5	NC	
6	V _{CC}	Positive supply voltage
7	V _{EE}	Negative supply voltage
8	V _{OUT}	Output voltage


Typical Performance Curves















3

Applications Information



Gain Equation

 V_{OUT} = ((R2+R1)/R1) x (V_{IN}-V_{INB}+V_{REF}) when R1 tied to GND

 $V_{OUT} = ((R2+R1)/R1) \times (V_{IN}-V_{INB})$ when R1 tied to V_{REF}

Choice of Feedback Resistor

For a gain of one, V_{OUT} may be shorted back to V_{FB} , but 100 Ω -200 Ω improves the bandwidth. For gains greater than

Typical Applications Circuits

one, there is little to be gained from choosing resistor R1 value below 200 Ω , for it would only result in increased power dissipation and potential signal distortion. Above 200 Ω , the bandwidth response will develop some peaking (for a gain of one), but substantially higher R1 values may be used for higher voltage gains, such as up to 1k Ω at a gain of four before peaking will develop.

Capacitance Considerations

As with many high bandwidth amplifiers, the EL2142 prefers not to drive highly capacitive loads. It is best if the capacitance on V_{OUT} is kept below 10pF if the user does not want gain peaking to develop. The V_{FB} node forms a potential pole in the feedback loop, so capacitance should be minimized on this node for maximum bandwidth.

The amount of capacitance tolerated on any of these nodes in an actual application will also be dependent on the gain setting and the resistor values in the feedback network.




FIGURE 1. TYPICAL TWISTED PAIR APPLICATION






FIGURE 2. COAXIAL CABLE DRIVER PAIR APPLICATION



SOIC Package Outline Drawing



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at <<u>http://www.intersil.com/design/packages/index.asp></u>

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com